CD74AC164PWR

Texas Instruments
595-CD74AC164PWR
CD74AC164PWR

Mfr.:

Description:
Counter Shift Registers 8-Bit Serial-In/Para llel-Out Shift Regis

Lifecycle:
New Product:
New from this manufacturer.
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 2.925

Stock:
2.925 Can Dispatch Immediately
Factory Lead Time:
12 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:

Pricing (EUR)

Qty. Unit Price
Ext. Price
1,31 € 1,31 €
0,799 € 7,99 €
0,672 € 16,80 €
0,509 € 50,90 €
0,44 € 110,00 €
0,386 € 193,00 €
0,347 € 347,00 €
Full Reel (Order in multiples of 3000)
0,298 € 894,00 €
0,259 € 1.554,00 €

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Counter Shift Registers
RoHS:  
Serial-In, Parallel-Out
Serial to Parallel
8 Circuit
8 bit
TSSOP-14
AC
Shift Register
4 Input
Push-Pull
6 ns
1.5 V
5.5 V
- 55 C
+ 125 C
Reel
Cut Tape
Brand: Texas Instruments
High Level Output Current: - 24 mA
Input Type: CMOS
Low Level Output Current: 24 mA
Mounting Style: SMD/SMT
Number of Output Lines: 8 Output
Operating Supply Voltage: 1.5 V to 5.5 V
Product: Shift Registers
Product Type: Counter Shift Registers
Reset Type: Asynchronous
Series: CD74AC164
Factory Pack Quantity: 3000
Subcategory: Logic ICs
Triggering Type: Rising Edge
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

TARIC:
8542319000
CNHTS:
8542399000
USHTS:
8542390090
MXHTS:
8542399999
ECCN:
EAR99

CD74AC164/CD74ACT164 8-Bit SIPO Shift Registers

Texas Instruments CD74AC164/CD74ACT164 8-Bit SIPO Shift Registers have two serial inputs (A and B) connected through an AND gate and an asynchronous clear (CLR). The device requires a high signal on both A and B to set the input data line high; a low signal on either will set the input data line low. Data at A and B can be changed while CLK is high or low, provided the minimum set-up time requirements are met.